Open main menu

CDOT Wiki β

Instruction Set Architecture

Revision as of 01:31, 10 November 2015 by Chris Tyler (talk | contribs)

The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the [[[Addressing Mode|addressing modes]] available, and the encoding of those instructions as machine code.