Instruction Set Architecture

From CDOT Wiki
Revision as of 00:31, 10 November 2015 by Chris Tyler (talk | contribs)
Jump to: navigation, search

The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the [[[Addressing Mode|addressing modes]] available, and the encoding of those instructions as machine code.