Instruction Set Architecture

From CDOT Wiki
Revision as of 17:27, 24 January 2014 by Chris Tyler (talk | contribs)
Jump to: navigation, search
This is a draft only!
It is still under construction and content may change. Do not rely on this information.
The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the addressing modes available, and the encoding of those instructions as machine code.