Instruction Set Architecture

From CDOT Wiki

Revision as of 19:00, 15 December 2013 by Chris Tyler (talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to: navigation, search

This is a draft only!
It is still under construction and content may change. Do not rely on this information.

The Instruction Set Architecture of a processor is the set of instructions which that processor can execute and the encoding of those instructions as machine code.

Retrieved from "https://wiki.cdot.senecapolytechnic.ca/w/index.php?title=Instruction_Set_Architecture&oldid=102740"